FPGA, CPLD, and ASIC solutions from Altera
30 year anniversary logo
English Site
  • 简体中文
  • 日本語
  • Download Center
  • Documentation
  • myAltera Account
  • myAltera / Logout
Forgot my username or password
  • Devices
    • CPLDs
    • FPGAs
    • ASICs
    • SoCs
    • Processors
    • Power
    • Configuration
  • Design Tools & Services
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • Next-Generation Technologies
    • System Design
    • DSP
    • External Memory
    • Transceivers
    • Signal Integrity
  • Training
    • Training Courses
    • Webcasts & Videos
    • Demonstrations
    • University Program
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Center
    • Devices
    • Quality & Reliability
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • Forums & Wiki
    • mySupport
  • About
    • About Us
    • Corporate Responsibility
    • Partners
    • Newsroom
    • Investor Relations
    • Working at Altera
    • Contact Us
  • Buy
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
    • Training Credits

Wireline

Home > End Markets > Wireline

Next Steps

  • Get Reference Designs
  • Get IP Cores
  • View Webcasts

Support

  • View Knowledge Base
  • Use Troubleshooter
  • Join the Altera Forum

Documentation

  • Get Documentation
Wireline

With the development of today’s many bandwidth-intensive multimedia applications, there is a massive increase in customer demand for more bandwidth. This places a huge burden on service providers to evolve all segments of their wireline networks rapidly to support this huge traffic demand in voice, video, and data. Innovations are constantly taking place in the access, transmission, and networking equipment arenas to aggregate, transport, and deliver the triple-play traffic over converged multi-service networks. These innovative technologies require a flexible platform that delivers solutions quickly, while having an established, low-cost migration path for successful high-volume production deployment. With a complete portfolio of high-performance, low-cost FPGAs and a risk-free migration path to low-cost HardCopy® ASIC technology, Altera's programmable logic devices (PLDs) deliver the processing bandwidth and flexibility required for wireline infrastructure designs. To accelerate the time to market, Altera also provides a wide array of intellectual property (IP), reference designs, and complete off-the-shelf partner solutions via the Altera® wireline ecosystem. Altera’s 28-nm silicon leadership, supporting tools, and solutions enable a higher level of system integration for wireline communication infrastructure platforms.

Rate This Page


  • Wireline End Market
    • Access
    • Networking
    • Transmission
  • Applications
    • Access Flow Processor
    • Ethernet MACs
    • Fabric Interface
    • OTN
      • SoftSilicon OTN Processors
      • Transponder Solutions
      • Multirate 100G Muxponder
      • 100G 2-Stage ODUMux
      • 100G 1-Stage ODUMux
      • 40-Gbps 3-Stage ODUMux
    • Protocol Bridges
    • Pseudowire
      • Overview
    • Traffic Management
    • Universal Front End
  • Design Solutions
    • Development Kits
    • Daughter Cards
    • Reference Designs
    • IP Cores
  • Resources
    • Webcasts
    • Documentation
Please give us feedback
Devices | Design Tools & Services | End Markets | Technology | Training | Support | About | Buy
Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
Copyright © 1995-2012 Altera Corporation. All Rights Reserved.
Altera Forum
Altera
Forum
Altera Wiki
Altera
Wiki
Email Updates
Email
Updates
Follow Us
Follow
Us