FPGA, CPLD, and ASIC solutions from Altera
30 year anniversary logo
English Site
  • 简体中文
  • 日本語
  • Download Center
  • Documentation
  • myAltera Account
  • myAltera / Logout
Forgot my username or password
  • Devices
    • CPLDs
    • FPGAs
    • ASICs
    • SoCs
    • Processors
    • Power
  • Design Tools & Services
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • Next-Generation Technologies
    • System Design
    • DSP
    • External Memory
    • Transceivers
    • Signal Integrity
  • Training
    • Training Courses
    • Webcasts & Videos
    • Demonstrations
    • University Program
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Center
    • Devices
    • Quality & Reliability
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • Forums & Wiki
    • mySupport
  • About
    • About Us
    • Corporate Responsibility
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
    • Training Credits

Documentation: IP Embedded Processors

Home > Design Tools & Services > Documentation: IP Embedded Processors
Intellectual Property (IP): Embedded Processors
Title Release Date File Size
Data Sheets
Subscribe Alert Nios II 3C120 Microprocessor with LCD Controller Data Sheet Mar 2009 634 KB
Subscribe Alert Nios II 3C25 Microprocessor with LCD Controller Data Sheet Mar 2009 580 KB
Application Notes
Subscribe Alert AN624: Debugging with System Console Over TCP/IP Aug 2010 423 KB
AN 320: OpenCore Plus Evaluation of Megafunctions Nov 2007 307 KB
Manuals
EPXA1 Development Board Hardware Reference Manual Sep 2002 3 MB
Nios Development Board Cyclone II Edition Reference Manual
(RoHS Compliant)
     Nios Development Board Cyclone II PCB Layout Files (35 MB)
     Nios Development Board Cyclone II 2C35 Schematic (762 KB)
May 2007 1 MB
User Guides
Subscribe Alert Embedded Peripherals IP User Guide Jun 2011 6 MB
Subscribe Alert Nios II Embedded Evaluation Kit, Cyclone III Edition User Guide
     Nios II Embedded Evaluation Kit Cyclone III Edition BOM (238 KB)
     Nios II Embedded Evaluation Kit Cyclone III Edition Layout (2 MB)
     Nios II Embedded Evaluation Kit Cyclone III Edition Quick Start Guide (1 MB)
     Nios II Embedded Evaluation Kit Cyclone III Edition Reference Manuals (2 MB)
     Nios II Embedded Evaluation Kit Cyclone III Edition Schematic (1 MB)
Jul 2010 914 KB
Subscribe Alert Altera Embedded Systems Development Kit, Cyclone III Edition User Guide Jul 2010 542 KB
Subscribe Alert Cyclone V SoC Hard Processor System User Guide Nov 2012 995 KB
White Papers
Subscribe Alert Strategic Considerations for Emerging SoC FPGAs Feb 2011 395 KB
Tutorials
Subscribe Alert Nios II System Architect Design Tutorial
     Nios II Architect Design Tutorial Design Files (5 MB)
Jun 2011 2 MB
Errata Sheets
Subscribe Alert MegaCore IP Library Release Notes and Errata Updated
(All IP and Nios II errata and release notes are combined into one document beginning with version 7.2)
Jul 2013 3 MB
Download the latest version of Adobe Acrobat Reader

PDF Legal Notice

Rate This Page


  • FPGAs
    • Stratix V (E, GX, GS, GT)
    • Stratix IV (E, GX, GT)
    • Stratix III (L and E)
    • Stratix II GX
    • Stratix II
    • Stratix GX
    • Stratix
    • Arria V (GX, GT, GZ, SX, ST)
    • Arria II (GX and GZ)
    • Arria GX
    • Cyclone V (E, GX, GT, SE, SX, ST)
    • Cyclone IV (E and GX)
    • Cyclone III (and LS)
    • Cyclone II
    • Cyclone
  • CPLDs
    • MAX V
    • MAX II (and G, Z)
    • MAX 3000A
    • MAX 7000
  • ASICs
    • HardCopy IV (E and GX)
    • HardCopy III
    • HardCopy II
  • More Device Documentation
    • Automotive-Grade Devices
    • Configuration Devices
    • Mature Devices
    • Packaging
  • Design Tools
    • Quartus II
    • SOPC Builder
    • Altera SDK for OpenCL
    • System-Level Software
    • MAX+PLUS II
  • IP & Embedded Processors
    • IP and Megafunctions
      • Embedded Processors
      • Interfaces and Peripherals
      • DSP
      • Communications
    • Nios II Processor
    • SoC EDS
  • Technology
    • DSP Handbook
    • External Memory Interfaces
  • Development Kits/Cables
    • Development Kits
    • Programming Cables
  • Overviews
    • Brochures
    • Design Contest Papers
    • Device Selector Guides
    • Solution Sheets
    • White Papers
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Wireless
    • Wireline
  • Archive
    • Documentation Archive
  • Technical Updates
    • Recent Technical Updates
Please give us feedback
Devices | Design Tools & Services | End Markets | Technology | Training | Support | About | Buy
Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
Copyright © 1995-2012 Altera Corporation. All Rights Reserved.
Altera Forum
Altera
Forum
Altera Wiki
Altera
Wiki
Email Updates
Email
Updates
Follow Us
Follow
Us