FPGA, CPLD, and ASIC solutions from Altera
30 year anniversary logo
English Site
  • 简体中文
  • 日本語
  • Download Center
  • Documentation
  • myAltera Account
  • myAltera / Logout
Forgot my username or password
  • Devices
    • CPLDs
    • FPGAs
    • ASICs
    • SoCs
    • Processors
    • Power
  • Design Tools & Services
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • Next-Generation Technologies
    • System Design
    • DSP
    • External Memory
    • Transceivers
    • Signal Integrity
  • Training
    • Training Courses
    • Webcasts & Videos
    • Demonstrations
    • University Program
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Center
    • Devices
    • Quality & Reliability
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • Forums & Wiki
    • mySupport
  • About
    • About Us
    • Corporate Responsibility
    • Partners
    • Newsroom
    • Investor Relations
    • Jobs
    • Contact Us
  • Buy
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
    • Training Credits

High Speed

Home > Products > Intellectual Property > Interface Protocols > High Speed

The IP and reference designs that match the navigation topic are listed below. If the product you seek does not fit into a subcategory, it might be listed in the main category. You can also search for IP and reference designs using the text search on the main Intellectual Property page.

Product Name Sort in ascending order Sort in descending order
Solution Type Sort in ascending order Sort in descending order Supported Devices SOPC Builder Ready Sort in ascending order Sort in descending order Qsys Compliant Sort in ascending order Sort in descending order Provider Sort in ascending order Sort in descending order
4K Upscaling Video Conversion Reference Design
Reference Design Stratix IV GX, Arria II GX
- - Altera
Interlaken, 100G for 28nm devices
IP Core Stratix V GX, Stratix V GT, Stratix V GS, Arria V GZ
- - Altera
Interlaken, 100G, 12 Lanes
IP Core Stratix IV GT, Stratix IV GX
- Qsys Compliant Altera
Interlaken, 100G, 20 Lanes
IP Core Stratix IV GT, Stratix IV GX
- Qsys Compliant Altera
Interlaken, 150G, 24 Lanes
IP Core Stratix IV GT, Stratix IV GX
- Qsys Compliant Altera
Interlaken, 40G, 8 Lanes
IP Core Stratix IV GT, Stratix IV GX
- Qsys Compliant Altera
Interlaken, 50G for 28nm devices
IP Core Stratix V GX, Stratix V GT, Stratix V GS, Arria V GZ, Arria V GX
- - Altera
Multi-output scaler
Reference Design Stratix IV GX, Arria II GX
- Qsys Compliant Altera
Quick TCP
IP Core Stratix V GX, Stratix V GT, Stratix V GS, 4SGX, 4SGT
- - PLDA
Quick UDP
IP Core Stratix V GX, Stratix V GT, Stratix V GS, 4SGX, 4SGT
- - PLDA
RapidIO, Gen 1, x1 and x4
IP Core Stratix V GX, Stratix V GT, Stratix V E, Arria V GX, Arria V GT, Cyclone V GX, Cyclone V GT, Cyclone IV GX, Cyclone III LS, HardCopy IV GX, HardCopy IV E, Arria II GZ, Arria II GX, HardCopy III, Stratix IV GT, Stratix IV GX, Stratix III E, Cyclone III, Stratix II GX, Arria GX, HardCopy II, Cyclone II, Stratix II
SOPC Builder Ready Qsys Compliant Altera
RapidIO, Gen 2, 5G Baud, x1 and x4
IP Core Stratix V GX, Stratix V GT, Stratix IV GX
SOPC Builder Ready Qsys Compliant Altera
Serial RapidIO to PCI Bridge Reference Design
Reference Design Arria II GX, Stratix IV GX
- - Jennic Ltd
Serial RapidIO to TI 6482 DSP Reference Design
Reference Design Stratix II GX
SOPC Builder Ready - Altera
Serial RapidIO to TI 6488 DSP Reference Design
Reference Design Stratix IV GX, Arria II GX
SOPC Builder Ready - Altera
SerialLite II
IP Core Stratix V GX, Stratix V GT, Stratix V GS, Arria V GZ, Arria V SX, Arria V ST, Arria V GX, Arria V GT, Cyclone V GX, Cyclone V GT, Cyclone V SX, Cyclone V ST, Arria II GX, HardCopy IV GX, Stratix IV GX, Stratix IV GT, Stratix II GX, Arria GX, Stratix GX
- - Altera
SerialLite III Streaming
IP Core Stratix V GX, Stratix V GT, Stratix V GS, Arria V GZ
- - Altera
Transceiver Signal Integrity Development Kit, Stratix V GT Edition
Development Kit Stratix V
- - Altera
Transceiver Signal Integrity Development Kit, Stratix V GX Edition
Development Kit Stratix V
- - Altera

The use of Altera’s Qsys and SOPC Builder components, intellectual property cores, and reference designs is governed by, and subject to, the terms and conditions of the Altera Program License Subscription Agreement, the Altera MegaCore Function License Terms and Conditions, and the Altera Hardware Reference Design License Agreement respectively.

Rate This Page


  • Product Selector
    • Compare IP
  • IP Overview
    • IP What's New
  • IP & Reference Designs
    • All Intellectual Property
    • All Reference Designs
    • Bridges
    • Configuration & Programming
    • Connectors & Converters
    • DSP
      • Arithmetic
      • Error Detection/Correction
      • Filters & Transforms
      • Modulation & Demodulation
      • Video & Image Processing
    • Embedded Processors
      • 32/16-Bit Microprocessors
      • 8-Bit Microprocessors
    • Interface Protocols
      • Audio & Video
      • Communications
      • Device I/O
      • Ethernet
      • High Speed
      • PCI
      • Serial
    • Memories & Controllers
      • Additional
      • External Memory Interfaces
        • DDR Interfaces
        • DDR2 Interfaces
        • DDR3 Interfaces
        • QDR II Interfaces
        • RLDRAM II Interfaces
        • Flash Interfaces
        • Memory Models
        • Pattern Generators
        • Performance Monitors
      • On-Chip
    • OTN
      • Forward Error Correction
    • Peripherals
      • Display
      • Microcontroller Peripherals
    • PLL
    • Qsys Interconnect
      • Interrupt
      • Memory Mapped
      • Streaming
    • Verification
      • Debug & Performance
      • Simulation
  • About IP
    • Designing with IP
    • IP Base Suite
    • IP Certifications
    • System Design Resources
    • Request IP
  • Downloads
    • Download and Evaluate IP
  • IP Partners
    • About AMPP Program
    • List of IP Partners
Please give us feedback
Devices | Design Tools & Services | End Markets | Technology | Training | Support | About | Buy
Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
Copyright © 1995-2012 Altera Corporation. All Rights Reserved.
Altera Forum
Altera
Forum
Altera Wiki
Altera
Wiki
Email Updates
Email
Updates
Follow Us
Follow
Us