|
Design examples are HDL code samples to help you get started with using Altera® products. Some of the design examples available include embedded processor designs with C code and SOPC Builder, digital signal processing (DSP), interface protocol, and external memory interface designs in VHDL or Verilog. All examples can be used as a starting point for your own designs, but some examples are customized for specific development kits. |
 |
|
Design entry/tool examples highlight the design entry process. They include samples of instantiating basic logic blocks, scripting, gate-level timing simulation tools, and debugging. Some examples of Quartus® II functions are also available. For more information about the different design entry methods, refer to the Help files in the Quartus II software. |
|
|
Intellectual property (IP) cores are blocks optimized for Altera devices. Reference designs are complex, ready-to-use system-level solutions, highlighting common design objectives. |
| Related Links | Other Examples |
|
Altera design examples are intended for the use of registered users of Altera devices and tools who have a valid Altera Quartus II Subscription Edition software license. To purchase Quartus II Subscription Edition software, visit the Altera eStore or contact your local Altera distributor.
Design Examples Disclaimer
These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an "as-is" basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.
