FPGA, CPLD, and ASIC solutions from Altera
30 year anniversary logo
English Site
  • 简体中文
  • 日本語
  • Download Center
  • Documentation
  • myAltera Account
  • myAltera / Logout
Forgot my username or password
  • Devices
    • CPLDs
    • FPGAs
    • ASICs
    • SoCs
    • Processors
    • Power
    • Configuration
  • Design Tools & Services
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • Next-Generation Technologies
    • System Design
    • DSP
    • External Memory
    • Transceivers
    • Signal Integrity
  • Training
    • Training Courses
    • Webcasts & Videos
    • Demonstrations
    • University Program
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Center
    • Devices
    • Quality & Reliability
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • Forums & Wiki
    • mySupport
  • About
    • About Us
    • Corporate Responsibility
    • Partners
    • Newsroom
    • Investor Relations
    • Working at Altera
    • Contact Us
  • Buy
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
    • Training Credits

Design Examples

Home > Support > Design Examples > All Design Examples

DSP

Altera provides a number of DSP reference designs and design examples that show efficient solutions for common design problems. These designs can be used as a starting point for developing your unique DSP system and are available using our portfolio of DSP functions such as filters, arithmetic functions, error detection/correction, modulation/demodulation, and video and image processing.

Design Examples Sort in ascending order Sort in descending order
Device Targeted Development Kits Supported SOPC Builder Ready Sort in ascending order Sort in descending order Qsys Compliant Sort in ascending order Sort in descending order Quartus II Version Sort in ascending order Sort in descending order
Achieving Unity Gain in Block Floating Point IFFT+FFT Pair
- - - - 9.1
CIC Interpolation Filter With Multi-Channel Data Support
- - - - -
Coefficient Reload Finite Impulse Response (FIR) Filter
- - - - 9.1
Designing Digital Down Conversion Systems Using CIC and FIR Filters
- - - - 7.1
Fast Fourier Transform (FFT) with 32K-Point Transform Length
- - - - -
Implementing OFDM Modulation and Demodulation
- - - - 7.2
Multi-Channel Farrow Filter
- - - - -
Nios II: Accelerated FIR with Built-In Direct Memory Access
Cyclone III, Stratix II
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition, Altera Embedded Systems Development Kit, Cyclone III Edition, Nios II Development Kit, Stratix II Edition
SOPC Builder Ready - 9.0
Nios II: C2H Mandelbrot
Cyclone III
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition, Altera Embedded Systems Development Kit, Cyclone III Edition
SOPC Builder Ready - 8.1
Nios II: Checksum Hardware Accelerator
Cyclone III
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition
SOPC Builder Ready - 10.0
Polyphase Modulation With Aliasing for Digital Up-Conversion
- - - - -
Reconfigurable Decimation Filter
- - - - -
Run-Time Reconfigurable Scaler Design Example
Stratix II, Cyclone II
- SOPC Builder Ready - 9.0
Sigma-Delta Converter
- - - - -
Using CIC Decimation Filter With Multi-Channel Support
- - - - 7.2
Variable Rate Decimation Filter
- - - - -

Design Examples Disclaimer

These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an "as-is" basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

Rate This Page


  • Design Examples
    • All Design Examples
    • DSP
      • Error Detection/Correction
      • Filters & Transforms
      • Modulation & Demodulation
    • Embedded Processors
      • 32/16-Bit Microprocessors
    • Interface Protocols
      • Communications
      • Ethernet
      • PCI
      • Serial
    • External Memory Interfaces
      • DDR Interfaces
      • DDR2 Interfaces
      • DDR3 Interfaces
      • QDR II Interfaces
      • RLDRAM II Interfaces
      • Flash Interfaces
    • Peripherals
      • Display
      • Microcontroller Peripherals
    • Verification
      • Simulation
  • Design Entry/Tool Examples
    • Quartus II
    • Qsys
    • OpenCL
    • Tcl
    • VHDL
    • Verilog HDL
    • TimeQuest
    • On-Chip Debugging
      • SignalTap II
    • Mentor Graphics ModelSim
    • Cadence NCsim
    • Synopsys VCS
Please give us feedback
Devices | Design Tools & Services | End Markets | Technology | Training | Support | About | Buy
Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
Copyright © 1995-2012 Altera Corporation. All Rights Reserved.
Altera Forum
Altera
Forum
Altera Wiki
Altera
Wiki
Email Updates
Email
Updates
Follow Us
Follow
Us