32/16-Bit Microprocessors
Altera’s embedded portfolio offers you the FPGA industry’s #1 soft processor, the Nios® II processor
The embedded IP portfolio consists of many free SOPC Builder components as well as licensed Altera® and partner SOPC Builder-ready cores. These cores also feature support for SOPC Builder's system interconnect fabric for quick and easy integration.
In addition to 32-bit processor architectures, the Altera IP portfolio includes 16- and 8-bit microcontroller solutions from several partners. Visit our Embedded Processing section to learn more about Altera’s embedded solutions.
Design Examples
![]() ![]() |
Device Targeted | Development Kits Supported | SOPC Builder Ready ![]() ![]() |
Qsys Compliant ![]() ![]() |
Quartus II Version ![]() ![]() |
Design Type |
---|---|---|---|---|---|---|
Avalon-MM Master Templates
|
- | - | ![]() |
- | 8.0 |
SOPC Builder Hardware Templates |
Avalon-MM Slave Template
|
- | - | ![]() |
- | 9.0 |
SOPC Builder Hardware Templates |
DDR3: 8-Bit Wide DDR3 UniPHY-Based QSYS Integrated in Stratix IV FPGAs (Verilog)
|
|
Audio Video Development Kit, Stratix IV GX Edition |
- | ![]() |
11.0 |
Systems Design |
Nios II: 3C120 Microprocessor System with LCD Controller
|
|
Cyclone III Edition, Altera Embedded Systems Development Kit, Cyclone III Edition |
![]() |
- | 8.1 |
Systems Design |
Nios II: 3C25 Microprocessor System with LCD Controller
|
|
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition |
![]() |
- | 8.0 |
Systems Design |
Nios II: Accelerated FIR with Built-In Direct Memory Access
|
|
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition, Altera Embedded Systems Development Kit, Cyclone III Edition, Nios II Development Kit, Stratix II Edition |
![]() |
- | 9.0 |
Systems Design |
Nios II: Alternative Nios II Boot Methods
|
|
Stratix IV GX FPGA Development Kit, Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition, Altera Embedded Systems Development Kit, Cyclone III Edition |
- | ![]() |
12.0 |
Software Designs |
Nios II: Altia Red Touch Screen HMI for D/AVE
|
|
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition |
![]() |
- | 9.1 |
Systems Design |
Nios II: Application Selector
|
|
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition, Altera Embedded Systems Development Kit, Cyclone III Edition |
- | ![]() |
11.0 |
Systems Design |
Nios II: Applications Processor MMU Design
|
|
Altera Embedded Systems Development Kit, Cyclone III Edition, Stratix IV GX FPGA Development Kit |
![]() |
- | 10.1 |
Systems Design |
Nios II: Avalon Verification IP Suite Design Example
|
- | - | ![]() |
![]() |
11.0 |
Software Designs |
Nios II: Board Diagnostic
|
|
Nios II Development Kit, Stratix II |
![]() |
- | 10.0 |
Software Designs |
Nios II: C2H Mandelbrot
|
|
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition, Altera Embedded Systems Development Kit, Cyclone III Edition |
![]() |
- | 8.1 |
C2H Compiler Designs |
Nios II: Checksum Hardware Accelerator
|
|
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition |
![]() |
- | 10.0 |
Systems Design |
Nios II: Compact Configuration Design Example
|
|
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition, Altera Embedded Systems Development Kit, Cyclone III Edition |
![]() |
- | 8.1 |
Systems Design |
Nios II: Count Binary
|
|
Nios II Development Kit, Stratix II |
![]() |
- | 10.0 |
Software Designs |
Nios II: Custom CRC Accelerator
|
|
Nios II Development Kit, Stratix II |
![]() |
- | 7.2 |
Systems Design |
Nios II: Custom Instruction Design Example
|
|
Embedded Systems Development Kit, Cyclone III Edition, Nios II Embedded Evaluation Kit, Cyclone III Edition, Stratix IV GX FPGA Development Kit |
![]() |
![]() |
11.0 |
Systems Design |
Nios II: Debugging Nios II Systems with the SignalTap II Embedded Logic Analyzer
|
|
Embedded Systems Development Kit, Cyclone III Edition, Nios II Embedded Evaluation Kit, Cyclone III Edition, Stratix IV GX FPGA Development Kit |
- | ![]() |
11.0 |
Systems Design |
Nios II: Debugging with System Console over TCP/IP
|
|
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition |
![]() |
- | 12.0 |
Systems Design |
Nios II: Dhrystone Benchmark
|
|
Altera Embedded Systems Development Kit, Cyclone III Edition, Nios II Development Kit, Stratix II |
![]() |
- | 8.0 |
Software Designs |
Nios II: Ethernet Acceleration
|
|
Stratix IV GX FPGA Development Kit |
![]() |
![]() |
12.1 |
Systems Design |
Nios II: Ethernet Standard Design
|
|
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition, Altera Embedded Systems Development Kit, Cyclone III Edition, Stratix IV GX FPGA Development Kit |
- | ![]() |
11.0 |
Systems Design |
Nios II: HAL Device Drivers
|
|
Nios II Embedded Evaluation Kit, Cyclone III Edition |
- | ![]() |
11.0 |
Systems Design |
Nios II: Hardware Development Tutorial Design Example
|
- | - | - | ![]() |
11.0 |
Systems Design |
Nios II: Hello MicroC/OS-II
|
|
Nios II Development Kit, Stratix II |
![]() |
- | 10.0 |
Software Designs |
Nios II: High-Performance Example with Bridges
|
|
Nios II Development Kit, Stratix II |
![]() |
- | 7.2 |
Systems Design |
Nios II: IMAGEM Technology Solution Demos
|
|
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition |
![]() |
- | 9.1 |
Systems Design |
Nios II: Low Power
|
|
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition, Altera Embedded Systems Development Kit, Cyclone III Edition |
![]() |
- | 8.0 |
C2H Compiler Designs |
Nios II: Memory Test
|
|
Nios II Development Kit, Stratix II |
![]() |
- | 10.0 |
Software Designs |
Nios II: Micrium µC/GUI Demo
|
|
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition |
![]() |
- | 9.1 |
Software Designs |
Nios II: MicroC/OS-II Message Box
|
|
Nios II Development Kit, Stratix II |
![]() |
- | 10.0 |
Software Designs |
Nios II: MicroC/OS-II Mutex
|
|
Nios II Development Kit, Stratix II |
![]() |
- | 10.0 |
Software Designs |
Nios II: MicroC/OS-II RTOS with the Nios II Processor
|
|
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition |
- | ![]() |
11.0 |
Software Designs |
Nios II: MPU Usage
|
|
Nios II Embedded Evaluation Kit, Cyclone III Edition |
![]() |
- | 9.1 |
Systems Design |
Nios II: Multiprocessor Design Example
|
|
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition |
- | ![]() |
11.0 |
Systems Design |
Nios II: NTP Client
|
|
Stratix IV GX FPGA Development Kit, Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition, Altera Embedded Systems Development Kit, Cyclone III Edition, Nios II Development Kit, Stratix II Edition |
![]() |
- | 9.1 |
Software Designs |
Nios II: Planetweb SpectraWorks Digital Photo Frame
|
|
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition |
![]() |
- | 9.1 |
Software Designs |
Nios II: Planetweb SpectraWorks GUI Feature Demo
|
|
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition |
![]() |
- | 9.1 |
Software Designs |
Nios II: Profiling Nios II Systems
|
|
Embedded Systems Development Kit, Cyclone III Edition, Nios II Embedded Evaluation Kit, Cyclone III Edition, Stratix IV GX FPGA Development Kit |
- | ![]() |
11.0 |
Systems Design |
Nios II: Read-Only Zip File System
|
|
Nios II Development Kit, Stratix II |
![]() |
- | 10.0 |
Software Designs |
Nios II: Simple Socket Server
|
|
Nios II Development Kit, Stratix II |
![]() |
- | 10.0 |
Software Designs |
Nios II: Simulating Nios II Embedded Processor Designs
|
|
Nios II Development Kit, Stratix II |
- | ![]() |
11.0 |
Software Designs |
Nios II: SPI Slave to Avalon Master
|
|
Altera Embedded Systems Development Kit, Cyclone III Edition |
![]() |
- | 9.1 |
Software Designs |
Nios II: System Architect Design Example
|
|
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition |
- | ![]() |
11.0 |
Systems Design |
Nios II: TES D/AVE Graphics Accelerator Demo
|
|
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition |
![]() |
- | 9.1 |
Systems Design |
Nios II: Tightly Coupled Memory Tutorial
|
|
Embedded Systems Development Kit, Cyclone III Edition, Nios II Embedded Evaluation Kit, Cyclone III Edition, Stratix IV GX FPGA Development Kit |
- | ![]() |
12.0 |
Systems Design |
Nios II: Triple-Speed Ethernet Processor System
|
|
Altera Embedded Systems Development Kit, Cyclone III Edition, Stratix IV GX FPGA Development Kit |
![]() |
- | 10.1 |
Systems Design |
Nios II: Using the NicheStack TCP/IP Stack
|
|
Embedded Systems Development Kit, Cyclone III Edition, Nios II Embedded Evaluation Kit, Cyclone III Edition, Stratix IV GX FPGA Development Kit |
- | ![]() |
12.0 |
Systems Design |
Nios II: Vectored Interrupt Controller Usage and Applications
|
|
Nios II Embedded Evaluation Kit, Cyclone III Edition |
![]() |
- | 9.1 |
Systems Design |
Nios II: Web Server
|
|
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition |
![]() |
- | 7.2 |
Systems Design |
Design Examples Disclaimer
These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an "as-is" basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.