FPGA, CPLD, and ASIC solutions from Altera
30 year anniversary logo
English Site
  • 简体中文
  • 日本語
  • Download Center
  • Documentation
  • myAltera Account
  • myAltera / Logout
Forgot my username or password
  • Devices
    • CPLDs
    • FPGAs
    • ASICs
    • SoCs
    • Processors
    • Power
    • Configuration
  • Design Tools & Services
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • Next-Generation Technologies
    • System Design
    • DSP
    • External Memory
    • Transceivers
    • Signal Integrity
  • Training
    • Training Courses
    • Webcasts & Videos
    • Demonstrations
    • University Program
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Center
    • Devices
    • Quality & Reliability
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • Forums & Wiki
    • mySupport
  • About
    • About Us
    • Corporate Responsibility
    • Partners
    • Newsroom
    • Investor Relations
    • Working at Altera
    • Contact Us
  • Buy
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
    • Training Credits

Design Examples

Home > Support > Design Examples > All Design Examples

32/16-Bit Microprocessors

Altera’s embedded portfolio offers you the FPGA industry’s #1 soft processor, the Nios® II processor

The embedded IP portfolio consists of many free SOPC Builder components as well as licensed Altera® and partner SOPC Builder-ready cores. These cores also feature support for SOPC Builder's system interconnect fabric for quick and easy integration.

In addition to 32-bit processor architectures, the Altera IP portfolio includes 16- and 8-bit microcontroller solutions from several partners. Visit our Embedded Processing section to learn more about Altera’s embedded solutions.

Design Examples Sort in ascending order Sort in descending order
Device Targeted Development Kits Supported SOPC Builder Ready Sort in ascending order Sort in descending order Qsys Compliant Sort in ascending order Sort in descending order Quartus II Version Sort in ascending order Sort in descending order Design Type
Avalon-MM Master Templates
- - SOPC Builder Ready - 8.0
SOPC Builder Hardware Templates
Avalon-MM Slave Template
- - SOPC Builder Ready - 9.0
SOPC Builder Hardware Templates
DDR3: 8-Bit Wide DDR3 UniPHY-Based QSYS Integrated in Stratix IV FPGAs (Verilog)
Stratix IV GX
Audio Video Development Kit, Stratix IV GX Edition
- Qsys Compliant 11.0
Systems Design
Nios II: 3C120 Microprocessor System with LCD Controller
Cyclone III
Cyclone III Edition, Altera Embedded Systems Development Kit, Cyclone III Edition
SOPC Builder Ready - 8.1
Systems Design
Nios II: 3C25 Microprocessor System with LCD Controller
Cyclone III
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition
SOPC Builder Ready - 8.0
Systems Design
Nios II: Accelerated FIR with Built-In Direct Memory Access
Cyclone III, Stratix II
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition, Altera Embedded Systems Development Kit, Cyclone III Edition, Nios II Development Kit, Stratix II Edition
SOPC Builder Ready - 9.0
Systems Design
Nios II: Alternative Nios II Boot Methods
Stratix IV GX, Cyclone III
Stratix IV GX FPGA Development Kit, Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition, Altera Embedded Systems Development Kit, Cyclone III Edition
- Qsys Compliant 12.0
Software Designs
Nios II: Altia Red Touch Screen HMI for D/AVE
Cyclone III
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition
SOPC Builder Ready - 9.1
Systems Design
Nios II: Application Selector
Cyclone III
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition, Altera Embedded Systems Development Kit, Cyclone III Edition
- Qsys Compliant 11.0
Systems Design
Nios II: Applications Processor MMU Design
Cyclone III, Stratix IV GX
Altera Embedded Systems Development Kit, Cyclone III Edition, Stratix IV GX FPGA Development Kit
SOPC Builder Ready - 10.1
Systems Design
Nios II: Avalon Verification IP Suite Design Example
- - SOPC Builder Ready Qsys Compliant 11.0
Software Designs
Nios II: Board Diagnostic
Stratix II
Nios II Development Kit, Stratix II
SOPC Builder Ready - 10.0
Software Designs
Nios II: C2H Mandelbrot
Cyclone III
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition, Altera Embedded Systems Development Kit, Cyclone III Edition
SOPC Builder Ready - 8.1
C2H Compiler Designs
Nios II: Checksum Hardware Accelerator
Cyclone III
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition
SOPC Builder Ready - 10.0
Systems Design
Nios II: Compact Configuration Design Example
Cyclone III
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition, Altera Embedded Systems Development Kit, Cyclone III Edition
SOPC Builder Ready - 8.1
Systems Design
Nios II: Count Binary
Stratix II
Nios II Development Kit, Stratix II
SOPC Builder Ready - 10.0
Software Designs
Nios II: Custom CRC Accelerator
Stratix II
Nios II Development Kit, Stratix II
SOPC Builder Ready - 7.2
Systems Design
Nios II: Custom Instruction Design Example
Cyclone III, EP4S
Embedded Systems Development Kit, Cyclone III Edition, Nios II Embedded Evaluation Kit, Cyclone III Edition, Stratix IV GX FPGA Development Kit
SOPC Builder Ready Qsys Compliant 11.0
Systems Design
Nios II: Debugging Nios II Systems with the SignalTap II Embedded Logic Analyzer
Cyclone III, Stratix IV GX
Embedded Systems Development Kit, Cyclone III Edition, Nios II Embedded Evaluation Kit, Cyclone III Edition, Stratix IV GX FPGA Development Kit
- Qsys Compliant 11.0
Systems Design
Nios II: Debugging with System Console over TCP/IP
Cyclone III
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition
SOPC Builder Ready - 12.0
Systems Design
Nios II: Dhrystone Benchmark
Stratix II
Altera Embedded Systems Development Kit, Cyclone III Edition, Nios II Development Kit, Stratix II
SOPC Builder Ready - 8.0
Software Designs
Nios II: Ethernet Acceleration
Stratix IV GX
Stratix IV GX FPGA Development Kit
SOPC Builder Ready Qsys Compliant 12.1
Systems Design
Nios II: Ethernet Standard Design
Cyclone III, Stratix IV GX
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition, Altera Embedded Systems Development Kit, Cyclone III Edition, Stratix IV GX FPGA Development Kit
- Qsys Compliant 11.0
Systems Design
Nios II: HAL Device Drivers
Cyclone III
Nios II Embedded Evaluation Kit, Cyclone III Edition
- Qsys Compliant 11.0
Systems Design
Nios II: Hardware Development Tutorial Design Example
- - - Qsys Compliant 11.0
Systems Design
Nios II: Hello MicroC/OS-II
Stratix II
Nios II Development Kit, Stratix II
SOPC Builder Ready - 10.0
Software Designs
Nios II: High-Performance Example with Bridges
Stratix II
Nios II Development Kit, Stratix II
SOPC Builder Ready - 7.2
Systems Design
Nios II: IMAGEM Technology Solution Demos
Cyclone III
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition
SOPC Builder Ready - 9.1
Systems Design
Nios II: Low Power
Cyclone III
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition, Altera Embedded Systems Development Kit, Cyclone III Edition
SOPC Builder Ready - 8.0
C2H Compiler Designs
Nios II: Memory Test
Stratix II
Nios II Development Kit, Stratix II
SOPC Builder Ready - 10.0
Software Designs
Nios II: Micrium µC/GUI Demo
Cyclone III
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition
SOPC Builder Ready - 9.1
Software Designs
Nios II: MicroC/OS-II Message Box
Stratix II
Nios II Development Kit, Stratix II
SOPC Builder Ready - 10.0
Software Designs
Nios II: MicroC/OS-II Mutex
Stratix II
Nios II Development Kit, Stratix II
SOPC Builder Ready - 10.0
Software Designs
Nios II: MicroC/OS-II RTOS with the Nios II Processor
Cyclone III
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition
- Qsys Compliant 11.0
Software Designs
Nios II: MPU Usage
Cyclone III
Nios II Embedded Evaluation Kit, Cyclone III Edition
SOPC Builder Ready - 9.1
Systems Design
Nios II: Multiprocessor Design Example
Cyclone III
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition
- Qsys Compliant 11.0
Systems Design
Nios II: NTP Client
Cyclone III, Stratix II
Stratix IV GX FPGA Development Kit, Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition, Altera Embedded Systems Development Kit, Cyclone III Edition, Nios II Development Kit, Stratix II Edition
SOPC Builder Ready - 9.1
Software Designs
Nios II: Planetweb SpectraWorks Digital Photo Frame
Cyclone III
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition
SOPC Builder Ready - 9.1
Software Designs
Nios II: Planetweb SpectraWorks GUI Feature Demo
Cyclone III
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition
SOPC Builder Ready - 9.1
Software Designs
Nios II: Profiling Nios II Systems
Cyclone III, Stratix IV GX
Embedded Systems Development Kit, Cyclone III Edition, Nios II Embedded Evaluation Kit, Cyclone III Edition, Stratix IV GX FPGA Development Kit
- Qsys Compliant 11.0
Systems Design
Nios II: Read-Only Zip File System
Stratix II
Nios II Development Kit, Stratix II
SOPC Builder Ready - 10.0
Software Designs
Nios II: Simple Socket Server
Stratix II
Nios II Development Kit, Stratix II
SOPC Builder Ready - 10.0
Software Designs
Nios II: Simulating Nios II Embedded Processor Designs
Stratix II
Nios II Development Kit, Stratix II
- Qsys Compliant 11.0
Software Designs
Nios II: SPI Slave to Avalon Master
Cyclone III
Altera Embedded Systems Development Kit, Cyclone III Edition
SOPC Builder Ready - 9.1
Software Designs
Nios II: System Architect Design Example
Cyclone III
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition
- Qsys Compliant 11.0
Systems Design
Nios II: TES D/AVE Graphics Accelerator Demo
Cyclone III
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition
SOPC Builder Ready - 9.1
Systems Design
Nios II: Tightly Coupled Memory Tutorial
Cyclone III, Stratix IV GX
Embedded Systems Development Kit, Cyclone III Edition, Nios II Embedded Evaluation Kit, Cyclone III Edition, Stratix IV GX FPGA Development Kit
- Qsys Compliant 12.0
Systems Design
Nios II: Triple-Speed Ethernet Processor System
Cyclone III
Altera Embedded Systems Development Kit, Cyclone III Edition, Stratix IV GX FPGA Development Kit
SOPC Builder Ready - 10.1
Systems Design
Nios II: Using the NicheStack TCP/IP Stack
Cyclone III, Stratix IV GX
Embedded Systems Development Kit, Cyclone III Edition, Nios II Embedded Evaluation Kit, Cyclone III Edition, Stratix IV GX FPGA Development Kit
- Qsys Compliant 12.0
Systems Design
Nios II: Vectored Interrupt Controller Usage and Applications
Cyclone III
Nios II Embedded Evaluation Kit, Cyclone III Edition
SOPC Builder Ready - 9.1
Systems Design
Nios II: Web Server
Cyclone III
Nios II Embedded Evaluation Kit (NEEK), Cyclone III Edition
SOPC Builder Ready - 7.2
Systems Design

Design Examples Disclaimer

These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an "as-is" basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

Rate This Page


  • Design Examples
    • All Design Examples
    • DSP
      • Error Detection/Correction
      • Filters & Transforms
      • Modulation & Demodulation
    • Embedded Processors
      • 32/16-Bit Microprocessors
    • Interface Protocols
      • Communications
      • Ethernet
      • PCI
      • Serial
    • External Memory Interfaces
      • DDR Interfaces
      • DDR2 Interfaces
      • DDR3 Interfaces
      • QDR II Interfaces
      • RLDRAM II Interfaces
      • Flash Interfaces
    • Peripherals
      • Display
      • Microcontroller Peripherals
    • Verification
      • Simulation
  • Design Entry/Tool Examples
    • Quartus II
    • Qsys
    • OpenCL
    • Tcl
    • VHDL
    • Verilog HDL
    • TimeQuest
    • On-Chip Debugging
      • SignalTap II
    • Mentor Graphics ModelSim
    • Cadence NCsim
    • Synopsys VCS
Please give us feedback
Devices | Design Tools & Services | End Markets | Technology | Training | Support | About | Buy
Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
Copyright © 1995-2012 Altera Corporation. All Rights Reserved.
Altera Forum
Altera
Forum
Altera Wiki
Altera
Wiki
Email Updates
Email
Updates
Follow Us
Follow
Us