FPGA, CPLD, and ASIC solutions from Altera
30 year anniversary logo
English Site
  • 简体中文
  • 日本語
  • Download Center
  • Documentation
  • myAltera Account
  • myAltera / Logout
Forgot my username or password
  • Devices
    • CPLDs
    • FPGAs
    • ASICs
    • SoCs
    • Processors
    • Power
    • Configuration
  • Design Tools & Services
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design & Support Services
  • End Markets
    • Automotive
    • Broadcast
    • Computer & Storage
    • Consumer
    • Industrial
    • Medical
    • Military
    • Test & Measurement
    • Wireless
    • Wireline
  • Technology
    • Next-Generation Technologies
    • System Design
    • DSP
    • External Memory
    • Transceivers
    • Signal Integrity
  • Training
    • Training Courses
    • Webcasts & Videos
    • Demonstrations
    • University Program
    • Events Calendar
  • Support
    • Design & Support Resources
    • Knowledge Center
    • Devices
    • Quality & Reliability
    • Design Software
    • Intellectual Property
    • Development Kits/Cables
    • Design Examples
    • Downloads
    • Forums & Wiki
    • mySupport
  • About
    • About Us
    • Corporate Responsibility
    • Partners
    • Newsroom
    • Investor Relations
    • Working at Altera
    • Contact Us
  • Buy
    • Devices
    • Design Software
    • Development & Education Kits
    • Cables & Programming Hardware
    • Intellectual Property
    • Training Credits

Quartus II Design Examples

Home > Support > Design Examples > Quartus II

The following examples provide instructions for implementing various functions using Altera® Quartus® II design software. For more information about the different design entry methods, refer to the Quartus II Help.

Quartus II Projects

  • Examples for altpll Megafunction User Guide
  • Examples for altmult_add Megafunction User Guide New
  • Examples for altdq_dqs Megafunction User Guide New
  • Examples for altpll_reconfig Megafunction User Guide New
  • Examples for altfp_add_sub Megafunction User Guide New
  • Examples for lpm_shiftreg Megafunction User Guide New
  • Single-Match Content-Addressable Memory (CAM) (altcam)
  • Fast-Multiple Match CAM (altcam)
  • Multiple-Match CAM (altcam)

Quartus II Features

  • Design Space Explorer (DSE) Design Example

Quartus II Third-Party Verification Tool Flows

  • Quartus II Formal Verification flow with Cadence Conformal (LEC) Tool  New

How to Use Quartus II Design Examples

These design examples contain links to a downloadable executable file (.exe),  zipped file (.zip), or Quartus II project archived (.qar) file. These files contain all of the necessary design and project files to use the example. To use the examples, perform the following steps:

  1. Select the download link
  2. Save the file to your hard disk
  3. Run the .exe or extract the .zip/.qar

If the project is a Quartus file:

  1. Open the Quartus II software and choose Open Project (from the File menu)
  2. Select the design example <filename>.quartus file

If the project is a QAR file:

  1. Open the Quartus II software and choose Restore Archived Project (from the Project menu)
  2. In the Archive Name field, browse to the design example <filename>.qar file
  3. In the Destination Folder field, browse to a destination folder
  4. Select OK

Design Examples Disclaimer

These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.

Rate This Page


  • Design Examples
    • All Design Examples
    • DSP
      • Error Detection/Correction
      • Filters & Transforms
      • Modulation & Demodulation
    • Embedded Processors
      • 32/16-Bit Microprocessors
    • Interface Protocols
      • Communications
      • Ethernet
      • PCI
      • Serial
    • External Memory Interfaces
      • DDR Interfaces
      • DDR2 Interfaces
      • DDR3 Interfaces
      • QDR II Interfaces
      • RLDRAM II Interfaces
      • Flash Interfaces
    • Peripherals
      • Display
      • Microcontroller Peripherals
    • Verification
      • Simulation
  • Design Entry/Tool Examples
    • Quartus II
    • Qsys
    • OpenCL
    • Tcl
    • VHDL
    • Verilog HDL
    • TimeQuest
    • On-Chip Debugging
      • SignalTap II
    • Mentor Graphics ModelSim
    • Cadence NCsim
    • Synopsys VCS
Please give us feedback
Devices | Design Tools & Services | End Markets | Technology | Training | Support | About | Buy
Jobs | Investor Relations | Contact Us | Site Map | Privacy | Legal Notice
Copyright © 1995-2012 Altera Corporation. All Rights Reserved.
Altera Forum
Altera
Forum
Altera Wiki
Altera
Wiki
Email Updates
Email
Updates
Follow Us
Follow
Us