The following example is a gate-level timing simulation design for use in Altera® devices.
-
Stratix® II Post-Fit Timing Simulation With Synopsys VCS Software
The following entry mode(s) are used for this example:
- Altera hardware description language (AHDL)
- VHDL
- MAX+PLUS® II Graphic Editor
- Verilog hardware description language (HDL)
- Tool command language (Tcl)
- Quartus® II development tool
Related Links
Design Examples Disclaimer
These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Altera.
